User image
MUNAWAR AGUS RIYADI

Assistant Professor

Bachelor Program of Electrical Engineering

Faculty of Engineering


Publications

Munawar Agus Riyadi, S.T, M.T, Ph.D

Biography

Lorem ipsum dolor sit amet, consectetur adipiscing elit, sed do eiusmod tempor incididunt ut labore et dolore magna aliqua. Ut enim ad minim veniam, quis nostrud exercitation ullamco laboris nisi ut aliquip ex ea commodo consequat. Duis aute irure dolor in reprehenderit in voluptate velit esse cillum dolore eu fugiat nulla pariatur. Excepteur sint occaecat cupidatat non proident, sunt in culpa qui officia deserunt mollit anim id est laborum.

Physics-based Simulation of Carrier Velocity in 2-Dimensional P-Type MOSFET

2009 THIRD ASIA INTERNATIONAL CONFERENCE ON MODELLING & SIMULATION, VOLS 1 AND 2

Authors: Riyadi, MA; Ahmadi, MT; Suseno, JE; Siew, KE; Saad, I; Ismail, R; Arora, VK;

2009

2 cited

Analytical Study Of Drift Velocity In P-Type Silicon Nanowires

NANOSCIENCE AND NANOTECHNOLOGY

Authors: Ahmadi, MT; Saad, I; Riyadi, MA; Ismail, R;

2009

1 cited

Vertical Double Gate MOSFET For Nanoscale Device With Fully Depleted Feature

NANOSCIENCE AND NANOTECHNOLOGY

Authors: Riyadi, MA; Saad, I; Ahmadi, MT; Ismail, R;

2009

2 cited

Numerical Study of Fermi energy For P-Type Silicon Nanowire

NANOSCIENCE AND NANOTECHNOLOGY

Authors: Ahmadi, MT; Riyadi, MA; Saad, I; Ismail, R;

2009

7 cited

Analytical Study of Carrier Statistic in 2-Dimensional Nanoscale P-MOS

NANOSCIENCE AND NANOTECHNOLOGY

Authors: Riyadi, MA; Ahmadi, MT; Saad, I; Ismail, R;

2009

0 cited

NUMERICAL ANALYSIS OF CARRIER STATISTICS IN LOW-DIMENSIONAL NANOSTRUCTURE DEVICES

JURNAL TEKNOLOGI

Authors: Saad, I; Ahmadi, MT; Riyadi, MA; Ismail, R; Arora, VK;

2009

0 cited

Characterization Analysis of a Novel Approach in Fabrication of CMOS Compatible Vertical MOSFETs Incorporating a Dielectric Pocket

ICSE: 2008 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS

Authors: Riyadi, MA; Napiah, ZAFM; Saad, I; Ismail, R;

2008

2 cited

SELF-ALIGNED DOUBLE-GATE (DG) VERTICAL MOSFET's USING OBLIQUE ROTATING IMPLANTATION (ORI) METHOD WITH REDUCED PARASITIC CAPACITANCE

ICSE: 2008 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS

Authors: Saad, I; Riyadi, MA; Ismail, R; Arora, VK;

2008

0 cited

Short Channel Effect of SOI Vertical Sidewall MOSFET

ICSE: 2008 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS

Authors: Suseno, JE; Riyadi, MA; Ismail, R;

2008

0 cited

Silicon Pillar Thickness Effect on Vertical Double Gate MOSFET (VDGM) with Oblique Rotating Implantation (ORI) Method

ICSE: 2008 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS

Authors: Riyadi, MA; Saad, I; Ismail, R;

2008

0 cited